



上海双岭电子有限公司


CC4006

18-STAGE STATIC SHIFT REGISTER

- PERMANENT REGISTER STORAGE WITH CLOCK LINE "HIGH" OR "LOW" ... NO INFORMATION RECIRCULATION REQUIRED
- FULLY STATIC OPERATION
- SHIFTING RATES UP TO 12MHz at 10V (Typ.)
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT $I_I = 100\text{nA}$ (MAX) AT $V_{DD} = 18\text{V}$ $T_A = 25^\circ\text{C}$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

The CC4006 is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The CC4006 is comprised of 4 separate "shift register" sections; two sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent "single rail" data path. A common clock signal is




ORDER CODES


PACKAGE	TUBE	T & R
DIP	CC4006	

used for all stages. Data is shifted to the next stage on negative going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8 and 9 stages or single register sections of 10, 12, 13, 14, 16, 17 and 18 can be implemented using one CC4006 package. Longer shift register sections can be assembled by using more than one CC4006. To facilitate cascading stages when clock rise and fall times are slow, an optional output ($D1+4'$) that is delayed one-half clock-cycle, is provided (see truth table for output from pin 2)

PIN CONNECTION




INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 4, 5, 6	D1 to D4	Data inputs
2	D1+4'	Delayed Optional Output
13, 11, 10, 8	Dn + 4	4 stage shift register Output
12, 9	Dn + 5	5 stage shift register Output
3	CLOCK	Clock Input
7	V _{SS}	Negative Supply Voltage
14	V _{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM



TRUTH TABLE FOR SHIFT REGISTER STAGE

D	CLOCK*	D + 1
L	↑	L
H	↑	H
X	↔	NO CHANGE


TRUTH TABLE FOR OUTPUT FROM PIN 2

D1 + 4	CLOCK*	D1 + 4'
L	↑	L
H	↑	H
X	↔	NO CHANGE

*: Level Change

X : Don't Care

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +20	V
V_I	DC Input Voltage	-0.5 to $V_{DD} + 0.5$	V
I_I	DC Input Current	± 10	mA
P_D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T_{op}	Operating Temperature	-55 to +125	°C
T_{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	3 to 18	V
V_I	Input Voltage	0 to V_{DD}	V
T_{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS


Symbol	Parameter	Test Condition				Value						Unit	
		V_I (V)	V_O (V)	$ I_{OL} $ (μ A)	V_{DD} (V)	$T_A = 25^\circ C$			$-40 \text{ to } 85^\circ C$		$-55 \text{ to } 125^\circ C$		
						Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
I_L	Quiescent Current	0/5			5		0.04	5		150		150	μA
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	
		0/18			18		0.08	100		3000		3000	
V_{OH}	High Level Output Voltage	0/5		<1	5	4.95			4.95		4.95		V
		0/10		<1	10	9.95			9.95		9.95		
		0/15		<1	15	14.95			14.95		14.95		
V_{OL}	Low Level Output Voltage	5/0		<1	5		0.05			0.05		0.05	V
		10/0		<1	10		0.05			0.05		0.05	
		15/0		<1	15		0.05			0.05		0.05	
V_{IH}	High Level Input Voltage	0.5/4.5	<1	5	3.5				3.5		3.5		V
		1/9	<1	10	7				7		7		
		1.5/13.5	<1	15	11				11		11		
V_{IL}	Low Level Input Voltage	4.5/0.5	<1	5				1.5		1.5		1.5	V
		9/1	<1	10				3		3		3	
		13.5/1.5	<1	15				4		4		4	
I_{OH}	Output Drive Current	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		mA
		0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I_{OL}	Output Sink Current	0/5	0.4	<1	5	0.44	1		0.36		0.36		mA
		0/10	0.5	<1	10	1.1	2.6		0.9		0.9		
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I_I	Input Leakage Current	0/18	Any Input	18			$\pm 10^{-5}$	± 0.1		± 1		± 1	μA
C_I	Input Capacitance		Any Input				5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with $V_{DD}=5V$, 2V min. with $V_{DD}=10V$, 2.5V min. with $V_{DD}=15V$

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{K}\Omega$, $t_r = t_f = 20\text{ ns}$)

Symbol	Parameter	Test Condition		Value (*)			Unit
		V_{DD} (V)		Min.	Typ.	Max.	
t_{PLH} t_{PHL}	Propagation Delay Time	5			200		ns
		10			100		
		15			80		
t_{TLH} t_{THL}	Output Transition Time	5			100		ns
		10			50		
		15			40		
t_W	Clock Pulse Width	5			100		ns
		10			45		
		15			30		
t_r , t_f	Clock Input Rise or Fall Time*	5			15		μs
		10			15		
		15			15		
t_{setup}	Data Setup Time	5			50		ns
		10			25		
		15			20		
f_{MAX}	Maximum Clock Input Frequency	5			5		MHz
		10			12		
		15			16		

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/ $^{\circ}\text{C}$.

TEST CIRCUIT

$C_L = 50\text{pF}$ or equivalent (includes jig and probe capacitance)

$R_L = 200\text{K}\Omega$

$R_T = Z_{\text{OUT}}$ of pulse generator (typically 50 Ω)